Type Alias SUT_CKSEL_R

Source
pub type SUT_CKSEL_R = FieldReader<SUT_CKSEL_A>;
Expand description

Field SUT_CKSEL reader - Select Clock source

Aliased Type§

struct SUT_CKSEL_R { /* private fields */ }

Implementations§

Source§

impl SUT_CKSEL_R

Source

pub const fn variant(&self) -> Option<SUT_CKSEL_A>

Get enumerated values variant

Source

pub fn is_extclk_6ck_14ck_0ms(&self) -> bool

Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms

Source

pub fn is_pllclk_1kck_14ck_4ms(&self) -> bool

PLL Clock; Start-up time PWRDWN/RESET: 1K CK/14 CK + 4 ms

Source

pub fn is_intrcosc_8mhz_6ck_14ck_0ms(&self) -> bool

Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms

Source

pub fn is_intrcosc_6mhz4_6ck_14ck_64ms(&self) -> bool

ATtiny15 Comp: Int. RC Osc. 6.4 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms

Source

pub fn is_wdosc_128khz_6ck_14ck_0ms(&self) -> bool

WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms

Source

pub fn is_extlofxtal_1kck_14ck_0ms(&self) -> bool

Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1K CK/14 CK + 0 ms

Source

pub fn is_extxosc_0mhz4_0mhz9_258ck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms

Source

pub fn is_extxosc_0mhz4_0mhz9_1kck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms

Source

pub fn is_extxosc_0mhz9_3mhz_258ck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms

Source

pub fn is_extxosc_0mhz9_3mhz_1kck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms

Source

pub fn is_extxosc_3mhz_8mhz_258ck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms

Source

pub fn is_extxosc_3mhz_8mhz_1kck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms

Source

pub fn is_extxosc_8mhz_xx_258ck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms

Source

pub fn is_extxosc_8mhz_xx_1kck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms

Source

pub fn is_extclk_6ck_14ck_4ms1(&self) -> bool

Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4.1 ms

Source

pub fn is_pllclk_16kck_14ck_4ms(&self) -> bool

PLL Clock; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4 ms

Source

pub fn is_intrcosc_8mhz_6ck_14ck_4ms(&self) -> bool

Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms

Source

pub fn is_wdosc_128khz_6ck_14ck_4ms(&self) -> bool

WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms

Source

pub fn is_extlofxtal_1kck_14ck_4ms(&self) -> bool

Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1K CK/14 CK + 4 ms

Source

pub fn is_extxosc_0mhz4_0mhz9_258ck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms

Source

pub fn is_extxosc_0mhz4_0mhz9_16kck_14ck_0ms(&self) -> bool

Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms

Source

pub fn is_extxosc_0mhz9_3mhz_258ck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms

Source

pub fn is_extxosc_0mhz9_3mhz_16kck_14ck_0ms(&self) -> bool

Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms

Source

pub fn is_extxosc_3mhz_8mhz_258ck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms

Source

pub fn is_extxosc_3mhz_8mhz_16kck_14ck_0ms(&self) -> bool

Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms

Source

pub fn is_extxosc_8mhz_xx_258ck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms

Source

pub fn is_extxosc_8mhz_xx_16kck_14ck_0ms(&self) -> bool

Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms

Source

pub fn is_extclk_6ck_14ck_65ms(&self) -> bool

Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 65 ms

Source

pub fn is_pllclk_1kck_14ck_64ms(&self) -> bool

PLL Clock; Start-up time PWRDWN/RESET: 1K CK/14 CK + 64 ms

Source

pub fn is_intrcosc_8mhz_6ck_14ck_64ms(&self) -> bool

Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms

Source

pub fn is_intrcosc_6mhz4_6ck_14ck_4ms(&self) -> bool

ATtiny15 Comp: Int. RC Osc. 6.4 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms

Source

pub fn is_wdosc_128khz_6ck_14ck_64ms(&self) -> bool

WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms

Source

pub fn is_extlofxtal_32kck_14ck_64ms(&self) -> bool

Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 32K CK/14 CK + 64 ms

Source

pub fn is_extxosc_0mhz4_0mhz9_1kck_14ck_0ms(&self) -> bool

Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms

Source

pub fn is_extxosc_0mhz4_0mhz9_16kck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms

Source

pub fn is_extxosc_0mhz9_3mhz_1kck_14ck_0ms(&self) -> bool

Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms

Source

pub fn is_extxosc_0mhz9_3mhz_16kck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms

Source

pub fn is_extxosc_3mhz_8mhz_1kck_14ck_0ms(&self) -> bool

Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms

Source

pub fn is_extxosc_3mhz_8mhz_16kck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms

Source

pub fn is_extxosc_8mhz_xx_1kck_14ck_0ms(&self) -> bool

Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms

Source

pub fn is_extxosc_8mhz_xx_16kck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms

Source

pub fn is_pllclk_16kck_14ck_64ms(&self) -> bool

PLL Clock; Start-up time PWRDWN/RESET: 16K CK/14 CK + 64 ms

Source

pub fn is_intrcosc_6mhz4_1ck_14ck_0ms(&self) -> bool

ATtiny15 Comp: Int. RC Osc. 6.4 MHz; Start-up time PWRDWN/RESET: 1 CK/14 CK + 0 ms

Source

pub fn is_extxosc_0mhz4_0mhz9_1kck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms

Source

pub fn is_extxosc_0mhz4_0mhz9_16kck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms

Source

pub fn is_extxosc_0mhz9_3mhz_1kck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms

Source

pub fn is_extxosc_0mhz9_3mhz_16kck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms

Source

pub fn is_extxosc_3mhz_8mhz_1kck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms

Source

pub fn is_extxosc_3mhz_8mhz_16kck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms

Source

pub fn is_extxosc_8mhz_xx_1kck_14ck_4ms1(&self) -> bool

Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms

Source

pub fn is_extxosc_8mhz_xx_16kck_14ck_65ms(&self) -> bool

Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms